background image

 SN54ALS33A, SN74ALS33A

 QUADRUPLE 2-INPUT POSITIVE-NOR BUFFERS

 WITH OPEN-COLLECTOR OUTPUTS

 SDAS034B – APRIL 1982 – REVISED DECEMBER 1994

Copyright 

©

 1994, Texas Instruments Incorporated

1

POST OFFICE BOX 655303 

 DALLAS, TEXAS 75265

Package Options Include Plastic

Small-Outline (D) Packages, Ceramic Chip

Carriers (FK), and Standard Plastic (N) and

Ceramic (J) 300-mil DIPs

description

These devices contain four independent 2-input

positive-NOR buffers with open-collector outputs.

Open-collector outputs require resistive pullup to

perform correctly. They can deliver higher V

OH

levels and commonly are used in wired-AND

applications. These devices perform the Boolean

functions Y = A 

 B or Y = A + B in positive logic.

The SN54ALS33A is characterized for operation

over the full military temperature range of – 55

°

C

to 125

°

C. The SN74ALS33A is characterized for

operation from 0

°

C to 70

°

C.

FUNCTION TABLE

      (each gate)

INPUTS

OUTPUT

A

B

Y

H

X

L

X

H

L

L

L

H

logic symbol

logic diagram (positive logic)

2

1A

3

1B

5

2A

6

2B

8

3A

9

3B

11

4A

12

4B

1Y

1

2Y

4

3Y

10

4Y

13

1

1Y

3

2Y

6

3Y

8

4Y

11

1

2

1A

1B

4

5

2A

2B

9

10

3A

3B

12

13

4A

4B

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and

IEC Publication 617-12.

Pin numbers shown are for the D, J, and N packages.

SN54ALS33A . . . J  PACKAGE

SN74ALS33A . . . D  OR  N  PACKAGE

(TOP VIEW)

1

2

3

4

5

6

7

14

13

12

11

10

9

8

1Y

1A

1B

2Y

2A

2B

GND

V

CC

4Y

4B

4A

3Y

3B

3A

SN54ALS33A . . . FK PACKAGE

(TOP VIEW)

3

2

1 20 19

9 10 11 12 13

4

5

6

7

8

18

17

16

15

14

4B

NC

4A

NC

3Y

1B

NC

2Y

NC

2A

1A

1Y

NC

3A

3B

V

4Y

2B

NC

CC

NC – No internal connection

GND

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

background image

SN54ALS33A, SN74ALS33A

QUADRUPLE 2-INPUT POSITIVE-NOR BUFFERS

WITH OPEN-COLLECTOR OUTPUTS

SDAS034B – APRIL 1982 – REVISED DECEMBER 1994

2

POST OFFICE BOX 655303 

 DALLAS, TEXAS 75265

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V

CC

 

 7 V

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 

Input voltage, V

I

 

 7 V

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 

Off-state output voltage 

 7 V

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 

Operating free-air temperature range, T

A

: SN54ALS33A  

– 55

°

C to 125

°

C

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 

SN74ALS33A  

0

°

C to 70

°

C

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 

Storage temperature range 

 – 65

°

C to 150

°

C

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and

functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not

implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

SN54ALS33A

SN74ALS33A

UNIT

MIN

NOM

MAX

MIN

NOM

MAX

UNIT

VCC

Supply voltage

4.5

5

5.5

4.5

5

5.5

V

VIH

High-level input voltage

2

2

V

VIL

Low-level input voltage

0.7

0.8

V

VOH

High-level output voltage

5.5

5.5

V

IOL

Low-level output current

12

24

mA

TA

Operating free-air temperature

– 55

125

0

70

°

C

electrical characteristics over recommended operating free-air temperature range (unless

otherwise noted)

PARAMETER

TEST CONDITIONS

SN54ALS33A

SN74ALS33A

UNIT

PARAMETER

TEST CONDITIONS

MIN

TYP‡

MAX

MIN

TYP‡

MAX

UNIT

VIK

VCC = 4.5 V,

II = –18 mA

–1.5

–1.5

V

VOL

VCC = 4 5 V

IOL = 12 mA

0.25

0.4

0.25

0.4

V

VOL

VCC = 4.5 V

IOL = 24 mA

0.35

0.5

V

II

VCC = 5.5 V,

VI = 7 V

0.1

0.1

mA

IIH

VCC = 5.5 V,

VI = 2.7 V

20

20

µ

A

IIL

VCC = 5.5 V,

VI = 0.4 V

– 0.1

– 0.1

mA

IOH

VCC = 4.5 V,

VOH =  5.5 V

0.1

0.1

mA

ICCH

VCC = 5.5 V,

VI = 0

1.7

2.8

1.7

2.8

mA

ICCL

VCC = 5.5 V,

VI = 4.5 V

5.6

9

5.6

9

mA

‡ All typical values are at VCC = 5 V, TA = 25

°

C.

switching characteristics (see Figure 1)

PARAMETER

FROM

(INPUT)

TO

(OUTPUT)

VCC = 4.5 V to 5.5 V,

CL = 50 pF,

RL = 680 

,

TA = MIN to MAX§

UNIT

(INPUT)

(OUTPUT)

SN54ALS33A

SN74ALS33A

MIN

MAX

MIN

MAX

tPLH

A or B

Y

10

59

10

33

ns

tPHL

A or B

Y

2

18

2

12

ns

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

background image

 SN54ALS33A, SN74ALS33A

 QUADRUPLE 2-INPUT POSITIVE-NOR BUFFERS

 WITH OPEN-COLLECTOR OUTPUTS

 SDAS034B – APRIL 1982 – REVISED DECEMBER 1994

3

POST OFFICE BOX 655303 

 DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION

SERIES 54ALS/ 74ALS AND 54AS/ 74AS DEVICES

tPHZ

tPLZ

tPHL

tPLH

0.3 V

tPZL

tPZH

tPLH

tPHL

LOAD CIRCUIT

FOR 3-STATE OUTPUTS

From Output

Under Test

Test 

Point

R1

S1

CL

(see Note A)

7 V

1.3 V

1.3 V

1.3 V

3.5 V

3.5 V

0.3 V

0.3 V

th

tsu

VOLTAGE WAVEFORMS

SETUP AND HOLD TIMES

Timing

Input

Data

Input

1.3 V

1.3 V

3.5 V

3.5 V

0.3 V

0.3 V

High-Level

Pulse

Low-Level

Pulse

tw

VOLTAGE WAVEFORMS

PULSE DURATIONS

Input

Out-of-Phase

Output

(see Note C)

1.3 V

1.3 V

1.3 V

1.3 V

1.3 V

1.3 V

1.3 V

1.3 V

1.3 V

1.3 V

3.5 V

3.5 V

0.3 V

0.3 V

VOL

VOH

VOH

VOL

Output

Control

(low-level

enabling)

Waveform 1

S1 Closed

(see Note B)

Waveform 2

S1 Open

(see Note B)

[

0 V

VOH

VOL

[

3.5 V

In-Phase

Output

0.3 V

1.3 V

1.3 V

VOLTAGE WAVEFORMS

PROPAGATION DELAY TIMES

VOLTAGE WAVEFORMS

ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

R2

VCC

RL

Test 

Point

From Output

Under Test

CL

(see Note A)

LOAD CIRCUIT

FOR OPEN-COLLECTOR OUTPUTS

LOAD CIRCUIT FOR 

BI-STATE

TOTEM-POLE OUTPUTS

From Output

Under Test

Test 

Point

CL

(see Note A)

RL

RL = R1 = R2

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. When measuring propagation delay items of 3-state outputs, switch S1 is open.

D. All input pulses have the following characteristics: PRR 

 1 MHz, tr = tf = 2 ns, duty cycle = 50%.

E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

background image

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue

any product or service without notice, and advise customers to obtain the latest version of relevant information

to verify, before placing orders, that information being relied on is current and complete. All products are sold

subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those

pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in

accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent

TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily

performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF

DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL

APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR

WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER

CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO

BE FULLY AT THE CUSTOMER’S RISK.

In order to minimize risks associated with the customer’s applications, adequate design and operating

safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent

that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other

intellectual property right of TI covering or relating to any combination, machine, or process in which such

semiconductor products or services might be or are used. TI’s publication of information regarding any third

party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.

Copyright 

©

 1998, Texas Instruments Incorporated