background image

 

SN54ACT08, SN74ACT08

QUADRUPLE 2-INPUT POSITIVE-AND GATES

 

 

SCAS535A – SEPTEMBER 1995 – REVISED APRIL 1996

1

POST OFFICE BOX 655303 

 DALLAS, TEXAS 75265

D

Inputs Are TTL-Voltage Compatible

D

EPIC

 (Enhanced-Performance Implanted

CMOS) 1-

µ

m Process

D

Package Options Include Plastic

Small-Outline (D), Shrink Small-Outline

(DB), and Thin Shrink Small-Outline (PW)

Packages, Ceramic Chip Carriers (FK) and

Flatpacks (W), and Standard Plastic (N) and

Ceramic (J) DIPS

     

description

The ’ACT08 are quadruple 2-input positive-AND

gates. These devices perform the Boolean

functions Y = A 



 B or Y = A + B in positive logic.

The SN54ACT08 is characterized for operation

over the full military temperature range of – 55

°

C

to 125

°

C. The SN74ACT08 is characterized for

operation from – 40

°

C to 85

°

C.

FUNCTION TABLE

(each gate)

INPUTS

OUTPUT

A

B

Y

H

H

H

L

X

L

X

L

L

logic symbol

logic diagram, each gate (positive logic)

1

1A

2

1B

1Y

3

4

2A

2Y

6

3Y

8

&

5

2B

9

3A

10

3B

12

4A

13

4B

Y

A

B

4Y

11

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and

IEC Publication 617-12.

Pin numbers shown are for the D, DB, J, N, PW, and W packages.

Copyright 

©

 1996, Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

EPIC is a trademark of Texas Instruments Incorporated.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SN54ACT08 . . .   J  OR  W  PACKAGE

SN74ACT08 . . .   D,  DB, N, OR PW PACKAGE

(TOP VIEW)

1

2

3

4

5

6

7

14

13

12

11

10

9

8

1A

1B

1Y

2A

2B

2Y

GND

V

CC

4B

4A

4Y

3B

3A

3Y

3

2

1 20 19

9 10 11 12 13

4

5

6

7

8

18

17

16

15

14

4A

NC

4Y

NC

3B

1Y

NC

2A

NC

2B

SN54ACT08  . . . FK PACKAGE

(TOP VIEW)

1B

1A

NC

3Y

3A

V

2Y

GND

NC

NC – No internal connection

CC

4B

background image

SN54ACT08, SN74ACT08

QUADRUPLE 2-INPUT POSITIVE-AND GATES

 

 

SCAS535A – SEPTEMBER 1995 – REVISED APRIL 1996

2

POST OFFICE BOX 655303 

 DALLAS, TEXAS 75265

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V

CC

 

 – 0.5 V to 7 V

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 

Input voltage range, V

I

 (see Note 1) 

 – 0.5 V to V

CC

 + 0.5 V

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 

Output voltage range, V

O

 (see Note 1) 

 – 0.5 V to V

CC

 + 0.5 V

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 

Input clamp current, I

IK

 (V

I

 < 0 or V

I

 > V

CC

)  

±

20 mA

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 

Output clamp current, I

OK

 (V

O

 < 0 or V

O

 > V

CC

)  

±

20 mA

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 

Continuous output current, I

O

 (V

O

 = 0 to V

CC

)  

±

50 mA

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 

Continuous current through V

CC

 or GND 

 

±

200 mA

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 

Maximum power dissipation at T

A

 = 55

°

C (in still air) (see Note 2): D package 

 1.25 W

. . . . . . . . . . . . . . . . . . 

DB package 

 0.5 W

. . . . . . . . . . . . . . . . . . 

N package 

 1.1 W

. . . . . . . . . . . . . . . . . . . 

PW package 

 0.5 W

. . . . . . . . . . . . . . . . . . 

Storage temperature range, T

stg

   

– 65

°

C to 150

°

C

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and

functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not

implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES:

1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150

°

C and a board trace length of 750 mils,

except for the N package, which has a trace length of zero.

recommended operating conditions (see Note 3)

SN54ACT08

SN74ACT08

UNIT

MIN

MAX

MIN

MAX

UNIT

VCC

Supply voltage

4.5

5.5

4.5

5.5

V

VIH

High-level input voltage

2

2

V

VIL

Low-level input voltage

0.8

0.8

V

VI

Input voltage

0

VCC

0

VCC

V

VO

Output voltage

0

VCC

0

VCC

V

IOH

High-level output current

– 24

– 24

mA

IOL

Low-level output current

24

24

mA

t /

v

Input transition rise or fall rate

0

8

0

8

ns / V

TA

Operating free-air temperature

– 55

125

– 40

85

°

C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

background image

SN54ACT08, SN74ACT08

QUADRUPLE 2-INPUT POSITIVE-AND GATES

 

 

SCAS535A – SEPTEMBER 1995 – REVISED APRIL 1996

3

POST OFFICE BOX 655303 

 DALLAS, TEXAS 75265

electrical characteristics over recommended operating free-air temperature range (unless

otherwise noted)

PARAMETER

TEST CONDITIONS

VCC

TA = 25

°

C

SN54ACT08

SN74ACT08

UNIT

PARAMETER

TEST CONDITIONS

VCC

MIN

TYP

MAX

MIN

MAX

MIN

MAX

UNIT

IOH = 50

µ

A

4.5 V

4.4

4.49

4.4

4.4

IOH = – 50 

µ

A

5.5 V

5.4

5.49

5.4

5.4

VOH

IOH = 24 mA

4.5 V

3.86

3.7

3.76

V

VOH

IOH = – 24 mA

5.5 V

4.86

4.7

4.76

V

IOH = – 50 mA†

5.5 V

3.85

IOH = – 75 mA†

5.5 V

3.85

IOL = 50

µ

A

4.5 V

0.001

0.1

0.1

0.1

IOL = 50 

µ

A

5.5 V

0.001

0.1

0.1

0.1

VOL

IOL = 24 mA

4.5 V

0.36

0.5

0.44

V

VOL

IOL = 24 mA

5.5 V

0.36

0.5

0.44

V

IOL = 50 mA†

5.5 V

1.65

IOL = 75 mA†

5.5 V

1.65

II

VI = VCC or GND

5.5 V

"

0.1

"

1

"

1

µ

A

ICC

VI = VCC or GND,

IO = 0

5.5 V

2

80

20

µ

A

D

ICC‡

One input at 3.4 V,

Other inputs at GND or VCC

5.5 V

0.6

1.6

1.5

mA

Ci

VI = VCC or GND

5 V

4.5

pF

† Not more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.

‡ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC.

switching characteristics over recommended operating free-air temperature range,

V

CC

 = 5 V 

"

 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER

FROM

TO

TA = 25

°

C

SN54ACT08

SN74ACT08

UNIT

PARAMETER

(INPUT)

(OUTPUT)

MIN

TYP

MAX

MIN

MAX

MIN

MAX

UNIT

tPLH

A or B

Y

1

6.5

9

1

10

1

10

ns

tPHL

A or B

Y

1

6.5

9

1

10

1

10

ns

operating characteristics, V

CC

 = 5 V, T

A

 = 25

°

C

PARAMETER

TEST CONDITIONS

TYP

UNIT

Cpd

Power dissipation capacitance

CL = 50 pF,        f = 1 MHz

20

pF

background image

SN54ACT08, SN74ACT08

QUADRUPLE 2-INPUT POSITIVE-AND GATES

 

 

SCAS535A – SEPTEMBER 1995 – REVISED APRIL 1996

4

POST OFFICE BOX 655303 

 DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION

50% VCC

tPLH

tPHL

tPHL

tPLH

VOH

VOH

VOL

VOL

1.5 V

1.5 V

3 V

0 V

50% VCC

50% VCC

Input

(see Note B)

Out-of-Phase

Output

In-Phase

Output

50% VCC

VOLTAGE WAVEFORMS

From Output

   Under Test

CL = 50 pF

(see Note A)

LOAD CIRCUIT

S1

×

 VCC

500

 Ω

500

 Ω

Open

S1

TEST

tPLH/tPHL

Open

NOTES: A. CL includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR 

1 MHz, ZO = 50 

, tr 

v

 2.5 ns, tf 

v

 2.5 ns.

C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

background image

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue

any product or service without notice, and advise customers to obtain the latest version of relevant information

to verify, before placing orders, that information being relied on is current and complete. All products are sold

subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those

pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in

accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent

TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily

performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF

DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL

APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR

WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER

CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO

BE FULLY AT THE CUSTOMER’S RISK.

In order to minimize risks associated with the customer’s applications, adequate design and operating

safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent

that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other

intellectual property right of TI covering or relating to any combination, machine, or process in which such

semiconductor products or services might be or are used. TI’s publication of information regarding any third

party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.

Copyright 

©

 1998, Texas Instruments Incorporated